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The purpose of this research is to determine the linearity and monotonicity of the
THS5651IDW digital to analog converter (DAC), a prototype of the future Texas
Instruments TLV5651, 10-bit, 125 MHz communication DAC. Testing was conducted at
the Texas Instruments facility on Forest Lane, Dallas, Texas. Texas Instruments provided
test equipment, software and laboratory space to obtain test data. Analysis of the data
found the DAC to be monotonic since the magnitude of the differential nonlinearity
(DNL) was less than ± 1 least significant bit (LSB) and the integral nonlinearity (INL)
was less than ± 0.5 LSB. The study also showed that the DAC has primarily negative
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Digital-to-analog converters (DACs) are devices by which digital processors
communicate with the analog world. Although DACs are used as key elements in analog-
to-digital converters (ADCs), they find numerous applications as stand-alone devices
from Cathode Ray Tube displays to modern digital communication systems. The basic
function of the DAC is the conversion of a digital number into an analog signal as shown
in Figure 1. The conversion can be accomplished in terms of voltage, current, and charge
division using resister ladders, current steering circuits, and switched capacitors [1].
Figure 1. Generic DAC diagram [2].
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Performance of a DAC can be specified in terms of its linearity and monotonicity.
Linearity is expressed as differential nonlinearity (DNL) and integral nonlinearity (INL)
as shown in Figure 2. The magnitude of the DNL and INL determines the monotonicity
of the DAC [3].
Figure 2. DNL and INL diagram [1].
A monotonic DAC is one in which, at any point in the characteristic from zero to
full scale, an increase in the digital code results in an increase in the absolute value of the
output voltage as shown in Figure 3.  The source of large DNL and INL is the binary
weighting of a DAC. For example, the most significant bit (MSB) has a weight of one
half of the full range in a binary weighted DAC. If the MSB weight is smaller than the
ideal value, the analog output change can be smaller than the resolution of the DAC when
the digital input changes from one MSB to a higher MSB at the midpoint of the DAC's
full range. If this decrease is greater than one least significant bit (LSB), the binary
weighted DAC becomes nonmonotonic as shown in Figure 4 [3].
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Figure 3. Monotonic output of a generic 4-bit DAC [5].
Figure 4. Nonmonotonic output of a generic 4-bit DAC [5].
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The segmented current steering DAC uses several conversion partitions or
segments to overcome the source of nonmonotonicity described above for binary
weighted DACs. The ideal N-bit segmented current steering DAC is made of 2N elements
for thermometer coding. Binary-to-thermometer code conversions are shown in Table I.
For example, the binary 011 is converted to three 1’s and one 0. This code can be viewed
as a thermometer that is filled up to the topmost ONE in the column and hence the name
thermometer code [1].
Table I. Binary to thermometer code conversion [1].
However, it is impractical to implement high resolution DACs using 2N elements
because the number of elements grows exponentially as N increases [3]. The segmented
current steering DAC being studied in this research project is divided into three segments,
which are MSB, mid-bit (MID), and LSB. Each segment is made of identical current
source elements. Current source elements for MSB and MID segments are selected by
  Binary          Thermometer
 A  B  C T1  T2  T3  T4  T5  T6  T7
  0  0  0  0    0    0     0    0    0    0
  0  0  1  1    0    0     0    0    0    0
  0  1  0  1    1    0     0    0    0    0
  0  1  1  1    1    1     0    0    0    0
  1  0  0  1    1    1     1    0    0    0 
  1  0  1  1    1    1     1    1    0    0
  1  1  0  1    1    1     1    1    1    0
  1  1  1  1    1    1     1    1    1    1
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thermometer code while the LSB current source element, the basic current source,
remains a binary weighted bit. These segments reduce the number of components
required to produce a 10-bit segmented current steering DAC and still maintain
monotonicity [6].
Purpose of the Research
The purpose of this research is to determine the linearity and monotonicity of
Texas Instruments’ THS5651IDW, 10-bit, 125 MHz, segmented current steering DAC
[6]. This DAC is a prototype version of the proposed production model, TLV5651, 2.7V-
5.5V, 10-bit, 125 MHz, Communication DAC [7].
Statement of the Problem
The problem addressed in this thesis is the monotonicity of the Texas Instruments'
THS5651IDW prototype DAC. A nonmonotonic DAC will actually reverse in some
portion of the full conversion scale, leading to the same output voltage for two different
digital inputs [4]. The monotonicity of this prototype DAC will directly impact the
decision to manufacture the production model [6].
Research Questions
There are two research questions addressed in this study. They are presented in
terms of null (Ho) and alternative (Ha) hypothesis as follows:
1. For differential nonlinearity (DNL),
Ho1: µdnl = µd  (1)
Ha1: µdnl  ≠ µd (2)
where
µdnl  is the magnitude of the DNL, and
6
µd is with in ± 1 LSB.
2. For integral nonlinearity (INL),
Ho2: µinl = µi (3)
Ha2: µinl ≠ µi (4)
where
µ inl is the magnitude of the INL, and
µi is with in ± 0.5 LSB.
Significance of the Research
Speed and precision of DACs are a serious concerns for cellular phone base
station designers. Communication DACs are used in the transmit path of cellular phone
base stations. Segmented current steering DACs are faster than other DAC architectures
as they can directly drive resistive loads and do not need high speed amplifiers. The
current is never turned off, but steered to either of two load lines designed into the DAC.
Monotonicity of a DAC is critical in digital control applications and especially in cellular
phone base stations. The segmented current steering DAC architecture inherently
guarantees monotonicity and avoids catastrophic analog output errors [3]. Results of this
study will directly impact the decision to manufacture the production model [6].
Assumptions
The following assumptions apply to the research performed in this thesis:
1. The environment of the test laboratory will not impact test results since the
THS5651IDW DAC is designed to operate in a free air temperature range of
7
-40 °C to 85 °C [8]. The free air temperature of the test laboratory was
maintained at 25 °C.
2. Handling of DACs prior to testing will not impact test results since the human
handling each DAC was attached to a grounded strap and DACs were placed
in static shielding bags [7].
3. Texas Instruments' test equipment used in this research did not impact test
results since this equipment has a long history of 24 hours a day usage and has
been calibrated on a regular schedule.
Limitations
The following limitations will apply to this research:
1. The study will be limited to the Texas Instruments' THS5651IDW DAC.
2. All testing will be preformed at Texas Instruments' laboratory.
3. Texas Instruments' proprietary information will not be included in this
research.





Differential nonlinearity (DNL) is a measure of the deviation of the actual digital
to analog converter (DAC) output voltage step size from the ideal voltage step for one
least significant bit (LSB), as shown in Figure 2 of Chapter 1 [1].
 A formula for calculating DNL is the following [3]:
      DNL (i) = [ Vout (Di+1) – Vout (Di) – Vref / 2
N ]/ [Vref / 2
N ] ,  (5)
                       for i = 0, 1,……, 2N – 2 (LSB)
where
Vout  = the output voltage,
Vref  = the reference voltage,
N = the DAC's number of bits, and
D = the digital word.
Integral nonlinearity (INL) is a measure of deviation of the actual DAC output
voltage from a straight line drawn between two end points as shown in Figure 2 of
Chapter 1[1]. A formula for calculating INL is the following [3]:
INL (i) = [ Vout (Di) – i x Vref / 2
N ] / [ Vref / 2
N ] , (6)
    for i = 0, 1, ….., 2N – 1 (LSB)
where
Vout  = the output voltage,
Vref  = the reference voltage,
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N = the DAC's number of bits, and
D = the digital word.
There are several definitions of INL that may result from how the end points are
defined. In some DAC architectures the two end points are not exactly 0 and Vref. The
non-ideal reference point causes an offset error, while the non-ideal full-scale range gives
rise to a gain error. In most DAC applications, these offset and gain errors resulting from
the non-ideal endpoints do not matter, and the INL can be better defined as a relative
measure using a straight line linearity concept rather than the end point linearity in the
absolute measure. The straight line can be defined as two end points of the actual DAC
output voltages or as a theoretical straight line adjusted to best fit the actual DAC output
characteristics. The former definition is sometimes called end point linearity, while the
latter is called best straight-line linearity [3].
The best straight-line linearity was used to measure the INL of the THS5651IDW
DAC. A least squares fit of the data to a line was made to determine the slope and
intercept that corresponded to the LSB and offset. INL and DNL were calculated as
follows [3], [7]:
INL (i) = [Measured value (i) – Best fit value] / LSB, for i = 0, 1, …., 2N –1 (7)
DNL (i) = INL (i+1) – INL (i), for i = 0, 1, …., 2N –1 (8)
Monotonicity
A monotonic DAC is one in which, at any point in the characteristic from zero to
full scale, an increase in the digital code results in an increase in the absolute value of the
output voltage. Nonmonotonic converters may actually reverse in some portion of the
characteristic, leading to the same output voltage for two different digital inputs [4].
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Monotonicity is inherently guaranteed, if an N-bit DAC is made of 2N elements for
thermometer decoding; the magnitude of its DNL is with in ± 1 LSB [3]; and the
magnitude of its INL is with in ± 0.5 LSB [9]. However, it is impractical to implement
high resolution DACs using 2N elements; because the number of elements grows
exponentially as N increases. Therefore, to guarantee monotonicity in practical
applications, segmented DACs have been implemented using thermometer coding [3].
Segmented Converters
In some applications, accuracy does not imply absolute linearity but rather
differential linearity, which is very critical because an error between two successive steps
larger than a half LSB cannot be tolerated. Difficulty occurs when changes of most
significant bits (MSBs) occur. To overcome this problem, segmented converters were
designed. The idea is to divide the full conversion scale into segments. In this case,
passing from one segment to another is achieved in a smooth manner [4].
THS5651IDW 10-bit DAC
The THS5651IDW is a 10-bit prototype member of the Texas Instruments’
communication series of high performance, low power complementary metal oxide
semiconductor (CMOS) field-effect transistor DACs. Figure 5 is a top view of the
THS5651IDW DAC. This DAC was designed for the transmit signal path of
communication systems. The single supply operating range of 2.7 to 5.5 Volts and low
power dissipation are suited for portable applications [8].
11
Figure 5. Top view of the THS5651IDW DAC [8].
A block diagram of the THS5651IDW DAC is shown in Figure 6. The
THS5651IDW has 20 mA current outputs with greater than 100 kΩ output impedance.
Differential current outputs are provided to support single-ended or differential
applications.  Each current output may be tied directly to an output resistor to provide two
complementary, single-ended 1.25 voltage outputs or fed directly into a transformer.
IOUT1 goes from 0 to full scale when all digital inputs are ones. IOUT2 goes from full
scale to 0 when all digital inputs are ones (complementary to IOUT1). IOUT1 was used
for this research project [8].
12
Figure 6. Block diagram of the THS5651IDW DAC [8].
The THS5651IDW is a 5-4-1 segmented current steering DAC. The number of
current cells in each N-bit segment is 2N - 1. The 1 segment refers to the LSB current cell.
Table II shows the 5-4 segmentation of the 17 x 32 current array in more detail. The 4
segment refers to the mid-bit (MID) segment. In this segment, there are 15 separate MID
unit current cell pairs that are located down the center diagonal of the 17 x 32 current
13
array. The 5 segment refers to the most significant bit (MSB) segment. In this segment,
there are 31 separate current cells. Each MSB current cell consists of 16 unit current cell
pairs connected in a diagonal pattern. Each segment is like a separate DAC [10].
Table II. Segmented current cell array pattern for THS5651IDW DAC [10].
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB
1 15 24 16 23 10 29 5 18 12 27 3 20 9 30 6 17 14 25 1 22 11 28 4 19 13 26 2 21 8 31 7 1
MID MSB
2 15 15 24 16 23 10 29 5 18 12 27 3 20 9 30 6 17 14 25 1 22 11 28 4 19 13 26 2 21 8 2
MSB MID MSB
3 31 7 13 15 24 16 23 10 29 5 18 12 27 3 20 9 30 6 17 14 25 1 22 11 28 4 19 13 26 2 3
MSB MID MSB
4 21 8 31 7 11 15 24 16 23 10 29 5 18 12 27 3 20 9 30 6 17 14 25 1 22 11 28 4 19 13 4
MSB MID MSB
5 26 2 21 8 31 7 9 15 24 16 23 10 29 5 18 12 27 3 20 9 30 6 17 14 25 1 22 11 28 4 5
MSB MID MSB
6 19 13 26 2 21 8 31 7 7 15 24 16 23 10 29 5 18 12 27 3 20 9 30 6 17 14 25 1 22 11 6
MSB MID MSB
7 28 4 19 13 26 2 21 8 31 7 5 15 24 16 23 10 29 5 18 12 27 3 20 9 30 6 17 14 25 1 7
MSB MID MSB
8 22 11 28 4 19 13 26 2 21 8 31 7 3 15 24 16 23 10 29 5 18 12 27 3 20 9 30 6 17 14 8
MSB MID MSB
9 25 1 22 11 28 4 19 13 26 2 21 8 31 7 1 15 24 16 23 10 29 5 18 12 27 3 20 9 30 6 9
MSB MID MSB
10 17 14 25 1 22 11 28 4 19 13 26 2 21 8 31 7 2 15 24 16 23 10 29 5 18 12 27 3 20 9 10
MSB MID MSB
11 30 6 17 14 25 1 22 11 28 4 19 13 26 2 21 8 31 7 4 15 24 16 23 10 29 5 18 12 27 3 11
MSB MID 24 MSB
12 20 9 30 6 17 14 25 1 22 11 28 4 19 13 26 2 21 8 31 7 6 15 16 23 10 29 5 18 12 12
MSB MID 24 MSB
13 27 3 20 9 30 6 17 14 25 1 22 11 28 4 19 13 26 2 21 8 31 7 8 15 16 23 10 29 5 13
MSB MID 24 MSB
14 18 12 27 3 20 9 30 6 17 14 25 1 22 11 28 4 19 13 26 2 21 8 31 7 10 15 16 23 10 14
MSB MID 24 MSB
15 29 5 18 12 27 3 20 9 30 6 17 14 25 1 22 11 28 4 19 13 26 2 21 8 31 7 12 15 16 15
MID MSB
16 10 29 5 18 12 27 3 20 9 30 6 17 14 25 1 22 11 28 4 19 13 26 2 21 8 31 7 14 15 16
MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB MSB
17 10 29 5 18 12 27 3 20 9 30 6 17 14 25 1 22 11 28 4 19 13 26 2 21 8 31 7 17
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
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A generic current cell is shown in Figure 7. This diagram illustrates the basic
concept of how the THS5651IDW DAC operates (The actual current cell diagram used in
the THS5651IDW DAC is Texas Instruments’ proprietary information). Transistors M1
and M3 are on when the input digital bit is 0. An analog voltage is present at IOUTB and
no analog voltage is developed at IOUT. A digital input of 1 at the input turns off
transistor M3 and turns on transistor M2. Thus, an analog voltage is present at IOUT and
none at IOUTB. In a 10-bit DAC all 1024 M2 transistors are connected to IOUT and all
1024 M3 transistors are connected to IOUTB. When all digital inputs are 0s, IOUTB has
full-scale voltage and IOUT has zero voltage.  When all digital inputs are 1s, IOUT has
full-scale voltage and IOUTB has zero voltage [10].
Figure 7. A generic current cell [10].
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Software
LabView and MATLAB software were used for this research project.
LabView (Laboratory Virtual Instrumentation Engineering Workbench) is a graphical
programming language that has been adopted throughout industry, academia, and
government laboratories as the standard for data acquisition and instrument control
software [11]. A LabView software program, developed by Texas Instruments, was
used for data acquisition, calculation of INL and DNL values, and instrument control.
This program is included in Appendix A. MATLAB software has become popular in
engineering fields and can be considered the world standard for simulation and analysis
of linear and nonlinear dynamic systems [12]. MATLAB software shown in Appendix
D was developed during this research project. It was used to calculate the analog voltage
output resulting from each current cell pair in the current cell array of Table II above and




Description of Population and Sample
One wafer of THS5651IDW digital to analog converters (DACs) was
manufactured. A population of 3000 DACs was produced from this wafer [7].
The equation for determining the sample size is as follows [13]:
n = Z2pq/h2 (9)
where,
Z = 2 or 3 for 95% or 99% confidence, respectively,
h = half-interval width (0.5 LSB for DNL and 0.25 LSB for INL),
p = proportion of sample which is defective,
q = 1-p, and
n = sample size.
If an estimate of p is not given, a conservative approach to sample size
determination allows p and q to be values that make the product of pq as large as
possible. That is p = q = 0.5.  Thus, pq = 0.25 [13].
For 99% confidence interval, a sample size of 9 DACs is required for DNL tests
and a sample size of 36 DACs is required for INL tests. Therefore, a sample size of 36
DACs was used for DNL and INL tests. Texas Instruments selected a sample of 36 DACs
using a random number table [7].
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Research Design
The dependent explanatory variable is the output voltage of the DAC. The
independent explanatory variable is the digital input (bits) to the DAC. The controlled
variable is the current array pattern of the DAC. The extraneous variable is static charge
applied to each DAC during handling. This variable could destroy a DAC. Two methods
were used to eliminate the extraneous variable. First, DACs were placed in static
shielding bags when not mounted on the test board and transported to and from the test
laboratory. Second, the human handling each DAC was attached to a grounded strap. If
the human became disconnected from the grounding strap a beeper would sound. The
DAC is designed to operate in a free air temperature range of -40 °C to 85 °C [8]. The
free air temperature of the test laboratory was maintained at 25 °C [7]. The environment
of the test laboratory was not considered a variable for this study.
Equipment
Texas Instruments provided the test equipment used in this project. Figure 8 is a
block diagram of test equipment. The Hewlett-Packard (HP) E3631A power supply
provided power to the test board and DAC. Voltage can be adjusted from the front panel
or programmed by a computer program using the HP developed General Purpose
Interface Bus (GPIB) or Institute of Electrical and Electronic Engineers Standard 488-
1975 [11] port on the power supply [14]. The Tecktronics HFS9009 stimulus system
provided the digital input to the DAC. The HFS 9009 has the ability to produce the DC
levels needed to drive logic lines directly and can be programmed by a computer program
through GPIB port on the stimulus system. The HFS 9DG1 data time generator card
installed in the HFS 9009 provides four channels of stimulus [15]. A HP 3458A
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multimeter sampled output voltages of the DAC and transmitted digitized signals to the
computer through the multimeter's a GPIB port to a computer [16]. The Analog Device
(AD) 9760 evaluation board (EB) contains the necessary electronics to evaluate 8, 10, 12,
14 bit DACs. One DAC can be inserted into a 28-pin socket for testing [17]. Equipment
settings were 1 analog volt maximum output, 40 µ seconds between samples, and 1024
samples. Data was collected at the VOUTA (Iout1) port shown in Figure 6 of Chapter 2.
Figure 8. Block diagram of test equipment.
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Texas Instruments’ developed LabVIEW software programs were used in this
research. Linearity.vi is the hierarchical virtual instrument (VI) program that displayed
the main software menu. This VI is the only LabVIEW software program shown in
Appendix A since development of this software was not part of this research. Texas
Instruments' proprietary information, indicated as a ?, was removed from this VI program
[7]. Linearity.vi has 10 case stations and contains the main menu as shown in Figure 9.
Case stations are as follows [7]:
1. Case 0 initializes the program.
2. Case 1 brings up the main menu shown in Figure 4. (Cases 2 through 9 are
called according to which menu switch is selected.)
3. Case 2 allows the set up information to be changed for different DAC tests
when the Configuration switch is selected.
4. Case 3 allows the pattern generator to be set up for different DAC tests when
the Setup Pattern Generator switch is selected.
5. Case 4 reads Multimeter output voltages and calculates INL and DNL values
when the Take Measurement switch is selected.
6. Case 5 opens the graph window to display INL and DNL when the Display
Graphs switch is selected.
7. Case 6 saves data to a file when the Save Data switch is selected.
8. Case 7 prints a report when the Print Report switch is selected.
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9. Case 8 exits the program when the Exit switch is selected.
10. Case 9 displays the INL and DNL graphs when the Display Graphs switch is
selected.
Figure 9. Front panel of LabVIEW software program [7].
21
A DAC was inserted into a socket on the test board. The Take Measurement
switch was selected. Voltage outputs of the DAC were acquired for 1024 codes. The
software used these voltage values to calculate INL and DNL values. The Display
Graphs switch was selected. INL and DNL graphs appeared to the right of the menu
shown in Figure 9. These graphs were inspected before saving the data. The Save Data
and Print Report switches were selected. Data was saved to a disk and graphs were




The LabVIEW program shown in Appendix A was used to record the analog
output voltage, calculate the integral nonlinearity (INL) and differential nonlinearity
(DNL), and plot INL and DNL values. INL and DNL graphs for all 36 digital to analog
converters (DACs) are included in Appendix B. This data was also stored in a text format
compatible with Microsoft Excel software. The analog voltage, INL, and DNL for all
1024 samples of each DAC were printed using Microsoft Excel, 21 pages per DAC for a
total of 756 pages. Minimum and maximum values of INL and DNL were determined
and tabulated in Table III.
Null (Ho) and alternative (Ha) hypothesis comparison for DNL and INL are as
follows:
1. Table III shows that DNL for all 36 DACs is within ± 1 least significant bit
(LSB). Equation 1 of Chapter 1 was met for DNL Therefore, the Ho1
hypothesis was accepted.
2. Table III shows that INL for all 36 DACs is within ± 0.5 LSB. Equation 3 of
Chapter 1 was met for INL Therefore, the Ho2 hypothesis was accepted.
Since both Ho hypothesis were met, the Texas Instruments’ THS5651IDW, 10-bit,
125 MHz, segmented current steering DAC is monotonic.
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Table III. Minimum and maximum LSB values of INL and DNL.
              INL             DNL
 DAC    Min. Max.   Min.   Max.
1 -0.03107 0.2281 -0.0365 0.1567
2 -0.1661 0.1551 -0.0794 0.0554
3 -0.01973 0.193 -0.0703 0.0834
4 -0.1656 0.1716 -0.0921 0.053
5 -0.2128 0.2225 -0.0915 0.0837
6 -0.135 0.1312 -0.0958 0.0491
7 -0.1607 0.1478 -0.0576 0.1199
8 -0.1439 0.1159 -0.0784 0.0793
9 -0.1557 0.1874 -0.0493 0.1308
10 -0.1751 0.2016 -0.1206 0.0343
11 -0.163 0.1585 -0.0732 0.0796
12 -0.1684 0.1629 -0.0569 0.1157
13 -0.2099 0.1489 -0.0497 0.1598
14 -0.1556 0.175 -0.0946 0.0551
15 -0.1571 0.1447 -0.0805 0.0973
16 -0.1652 0.1231 -0.1018 0.0458
17 -0.2668 0.1906 -0.0908 0.0885
18 -0.2319 0.1524 -0.1539 0.0432
19 -0.3182 0.2647 -0.0413 0.1604
20 -0.2032 0.1626 -0.0587 0.1024
21 -0.1847 0.1235 -0.0765 0.0707
22 -0.185 0.1312 -0.1285 0.0418
23 -0.2049 0.1725 -0.0479 0.1265
24 -0.1497 0.163 -0.0698 0.0732
25 -0.1354 0.1021 -0.0668 0.1108
26 -0.1797 0.111 -0.0549 0.0676
27 -0.2314 0.2248 -0.1216 0.0636
28 -0.1721 0.1836 -0.1298 0.0608
29 -0.2962 0.2041 -0.0615 0.1153
30 -0.2039 0.1424 -0.0589 0.1038
31 -0.1656 0.1836 -0.1021 0.1211
32 -0.2813 0.1885 -0.0711 0.0724
33 -0.1945 0.2107 -0.1682 0.0372
34 -0.1546 0.1615 -0.0547 0.1374
35 -0.1468 0.163 -0.1154 0.0516
36 -0.1115 0.0944 -0.0875 0.0504
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Graphs of DNL in Appendix B show that the DAC has primarily negative DNL
although the DNL is well within the desired monotonic specification. Texas Instruments
requested a further study of data to determine if the cause of this phenomenon was a
problem area in the current cell array [18].
Mid-Bits
Table IV shows the mid-bits (MIDs) for DAC 10 and Table V shows the average
MIDs for all 36 DACs. Referring two Appendix C, the first MID of DAC 10 is located at
code 2 (0.0019 volts). The other 14 MIDs were calculated as follows:
MID-n = [Volts (i+2) - Volts (i)] (10)
For i = code 2, 4, 6,…..30
      n = 2,3,4, ….. 15
Table IV. Mid-Bits of DAC 10.                            Table V. Average MIDs for 36 DACs.


































Table VI shows the most significant bits (MSBs) for DAC 10 and Table VII
shows the average MSBs for all 36 DACs. Referring again to Appendix C, the first MSB
of DAC 10 is located at code 32 (0.03046 volts). The other 30 MSBs values were
calculated as follows:
MSB-n = [Volts (i+32) - Volts (i)] volts (11)
For i = code 32, 64, 128, ….. 992
      n = 2,3,4, …..31
     Table VI. MSBs for DAC 10.                Table VII. Average MSBs for 36 DAC.

































































The MATLAB program shown in Appendix D used the above MID and MSB
data to calculate the millivolt output of each current cell pair for the current array shown
in Table II of Chapter 2. Calculated data shown in Appendices E and F was used to plot
overhead views shown in Figure 10 for DAC 10 and Figure 11 for the average of all 36
DACs. The white color represents unused current cell pairs that separate the MIDs from
each other. Shades of gray represent equal millivolt values. Figures 10 and 11 do not
indicate a major problem area in either current array.
Figure 10. Voltage output of current cell pairs for DAC 10.
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The purpose of this research was to determine the linearity and monotonicity of
Texas Instruments’ THS5651IDW, 10-bit, 125 MHz, segmented current steering digital
to analog converter (DAC).
Conclusion
Analysis of the data found the Texas Instruments’ THS5651IDW DAC to be
monotonic since the magnitude of the differential nonlinearity (DNL) was less than ± 1
least significant bit (LSB) and the integral nonlinearity (INL) was less than ± 0.5 LSB.
Plots of DNL showed that the DAC has primarily negative DNL although the DNL is
well within the desired specification. Texas Instruments requested a further study of data
to determine if the cause of the negative DNL phenomenon was a problem area in the
current cell array [18]. Plots of the voltage output of each current cell pairs did not
indicate a major problem area in the current cell array.
Recommendations
Recommendations for future research are listed as follows:
1.  The research should be extended to develop a theoretical model of a current
array pattern that will produce a symmetrical DNL. The solution to this problem will
directly impact the yield of the product.
2.  A study should be made to determine if the linearity of the analog to digital
converter in the Hewlett-Packard 3458A System Multimeter causes the negative DNL





Figure 12. Main menu panel of LabView software program.
31
Figure 13. Case 0 and 4 of LabView software program.
32
Figure 14. Case 1 and 2 of LabView software program.
33
Figure 15. Case 3 and 5 of LabView software program.
34
Figure 16. Case 6 and 7 of LabView software program.
35
Figure 17. Case 8 and 9 of LabView software program.
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APPENDIX B




Figure 18. INL and DNL graphs for DAC 1.
38
Figure 19. INL and DNL graphs for DAC 2.
39
Figure 20. INL and DNL graphs for DAC 3.
40
Figure 21. INL and DNL graphs for DAC 4.
41
Figure 22. INL and DNL graphs for DAC 5.
42
Figure 23. INL and DNL graphs for DAC 6.
43
Figure 24. INL and DNL graphs for DAC 7.
44
Figure 25. INL and DNL graphs for DAC 8.
45
Figure 26. INL and DNL graphs for DAC 9.
46
Figure 27. INL and DNL graphs for DAC 10.
47
Figure 28. INL and DNL graphs for DAC 11.
48
Figure 29. INL and DNL graphs for DAC 12.
49
Figure 30. INL and DNL graphs for DAC 13.
50
Figure 31. INL and DNL graphs for DAC 14.
51
Figure 32. INL and DNL graphs for DAC 15.
52
Figure 33. INL and DNL graphs for DAC 16.
53
Figure 34. INL and DNL graphs for DAC 17.
54
Figure 35. INL and DNL graphs for DAC 18.
55
Figure 36. INL and DNL graphs for DAC 19.
56
Figure 37. INL and DNL graphs for DAC 20.
57
Figure 38. INL and DNL graphs for DAC 21.
58
Figure 39. INL and DNL graphs for DAC 22.
59
Figure 40. INL and DNL graphs for DAC 23.
60
Figure 41. INL and DNL graphs for DAC 24.
61
Figure 42. INL and DNL graphs for DAC 25.
62
Figure 43. INL and DNL graphs for DAC 26.
63
Figure 44. INL and DNL graphs for DAC 27.
64
Figure 45. INL and DNL graphs for DAC 28.
65
Figure 46. INL and DNL graphs for DAC 29.
66
Figure 47. INL and DNL graphs for DAC 30.
67
Figure 48. INL and DNL graphs for DAC 31.
68
Figure 49. INL and DNL graphs for DAC 32.
69
Figure 50. INL and DNL graphs for DAC 33.
70
Figure 51. INL and DNL graphs for DAC 34.
71
Figure 52. INL and DNL graphs for DAC 35.
72






                                  THS5651IDW DEVICE 10
ANALOG VOLTS     LSB ERROR
 OUTPUT        INL        DNL        Code    Bit LOCATION
0.00003     -0.07981 -0.00570       0       offset
0.00097 -0.08552 -0.02319       1          LSB
0.00190     -0.10871    0.01428        2         MID1
0.00286 -0.09443 -0.03319
0.00378 -0.12761 0.01428        4         MID2
0.00475 -0.11333 -0.02569
0.00567 -0.13902 0.01678        6         MID3
0.00664 -0.12224 -0.01070
0.00758 -0.13294 0.00429        8         MID4
0.00853 -0.12866 0.00429
0.00949 -0.12437 0.01678        10        MID5
0.01045 -0.10759 -0.02819
0.01138 -0.13578 0.01178        12        MID6
0.01234 -0.12399 -0.00321
0.01328 -0.12720 0.00928        14        MID7
0.01424 -0.11792 -0.00321
0.01519 -0.12112 0.00429        16        MID8
0.01615 -0.11683 0.01428
0.01711 -0.10255 0.01428        18        MID9
0.01807 -0.08827 0.01178
0.01903 -0.07649 0.00928        20        MID10
0.01999 -0.06720 -0.00570
0.02094 -0.07291 -0.00071       22        MID11
0.02189 -0.07362 -0.00570
0.02283 -0.07932 0.01928        24        MID12
0.02380 -0.06004 -0.00321
0.02475 -0.06325 0.01428        26        MID13
0.02571 -0.04897 -0.01070
0.02665 -0.05967 0.00429        28        MID14
0.02760 -0.05538 -0.00071
0.02855 -0.05609 0.00429        30        MID15
0.02951 -0.05180 0.00679













































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































xlabel('32 Columns of Current Cell Pairs')
ylabel('17 Rows of Current Cell Pairs')
zlabel('Voltage in Millivolts')
title('Figure 7.  Voltage Output Contribution of Current
Cell Pairs For DAC #10.')
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APPENDIX  E
MATLAB CALCULATED MILIVOLTAGE OUTPUT DATA
FOR




  Columns 1 through 7
         0        1.9025    1.8975    1.8987    1.9006    1.9044    1.8987
         0        1.9000         0        1.9025    1.8975    1.8987    1.9006
    1.8987    1.9038         0        1.9200         0        1.9025    1.8975
    1.8981    1.8994    1.8987    1.9038         0        1.9100         0
    1.8981    1.9000    1.8981    1.8994    1.8987    1.9038         0
    1.8963    1.9019    1.8981    1.9000    1.8981    1.8994    1.8987
    1.9019    1.8981    1.8963    1.9019    1.8981    1.9000    1.8981
    1.9038    1.8981    1.9019    1.8981    1.8963    1.9019    1.8981
    1.8987    1.9038    1.9038    1.8981    1.9019    1.8981    1.8963
    1.8994    1.9012    1.8987    1.9038    1.9038    1.8981    1.9019
    1.8981    1.9006    1.8994    1.9012    1.8987    1.9038    1.9038
    1.8969    1.9000    1.8981    1.9006    1.8994    1.9012    1.8987
    1.8994    1.8987    1.8969    1.9000    1.8981    1.9006    1.8994
    1.9038    1.9012    1.8994    1.8987    1.8969    1.9000    1.8981
    1.8987    1.9031    1.9038    1.9012    1.8994    1.8987    1.8969
    1.9006    1.9044    1.8987    1.9031    1.9038    1.9012    1.8994
    1.8975    1.8987    1.9006    1.9044    1.8987    1.9031    1.9038
         0             0             0             0             0             0             0
  Columns 8 through 14
    1.9031    1.9038    1.9012    1.8994    1.8987    1.8969    1.9000
    1.9044    1.8987    1.9031    1.9038    1.9012    1.8994    1.8987
    1.8987    1.9006    1.9044    1.8987    1.9031    1.9038    1.9012
    1.9025    1.8975    1.8987    1.9006    1.9044    1.8987    1.9031
    1.9200         0        1.9025    1.8975    1.8987    1.9006    1.9044
    1.9038         0        1.9000         0        1.9025    1.8975    1.8987
    1.8994    1.8987    1.9038         0        1.9100         0        1.9025
    1.9000    1.8981    1.8994    1.8987    1.9038         0    1.8900
    1.9019    1.8981    1.9000    1.8981    1.8994    1.8987    1.9038
    1.8981    1.8963    1.9019    1.8981    1.9000    1.8981    1.8994
    1.8981    1.9019    1.8981    1.8963    1.9019    1.8981    1.9000
    1.9038    1.9038    1.8981    1.9019    1.8981    1.8963    1.9019
    1.9012    1.8987    1.9038    1.9038    1.8981    1.9019    1.8981
    1.9006    1.8994    1.9012    1.8987    1.9038    1.9038    1.8981
    1.9000    1.8981    1.9006    1.8994    1.9012    1.8987    1.9038
    1.8987    1.8969    1.9000    1.8981    1.9006    1.8994    1.9012
    1.9012    1.8994    1.8987    1.8969    1.9000    1.8981    1.9006
         0             0             0             0             0             0             0
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  Columns 15 through 21
    1.8981    1.9006    1.8994    1.9012    1.8987    1.9038    1.9038
    1.8969    1.9000    1.8981    1.9006    1.8994    1.9012    1.8987
    1.8994    1.8987    1.8969    1.9000    1.8981    1.9006    1.8994
    1.9038    1.9012    1.8994    1.8987    1.8969    1.9000    1.8981
    1.8987    1.9031    1.9038    1.9012    1.8994    1.8987    1.8969
    1.9006    1.9044    1.8987    1.9031    1.9038    1.9012    1.8994
    1.8975    1.8987    1.9006    1.9044    1.8987    1.9031    1.9038
         0        1.9025    1.8975    1.8987    1.9006    1.9044    1.8987
         0        1.9000         0        1.9025    1.8975    1.8987    1.9006
    1.8987    1.9038         0        1.8800         0        1.9025    1.8975
    1.8981    1.8994    1.8987    1.9038         0        1.9100         0
    1.8981    1.9000    1.8981    1.8994    1.8987    1.9038         0
    1.8963    1.9019    1.8981    1.9000    1.8981    1.8994    1.8987
    1.9019    1.8981    1.8963    1.9019    1.8981    1.9000    1.8981
    1.9038    1.8981    1.9019    1.8981    1.8963    1.9019    1.8981
    1.8987    1.9038    1.9038    1.8981    1.9019    1.8981    1.8963
    1.8994    1.9012    1.8987    1.9038    1.9038    1.8981    1.9019
         0             0             0             0             0             0             0
  Columns 22 through 28
    1.8981    1.9019    1.8981    1.8963    1.9019    1.8981    1.9000
    1.9038    1.9038    1.8981    1.9019    1.8981    1.8963    1.9019
    1.9012    1.8987    1.9038    1.9038    1.8981    1.9019    1.8981
    1.9006    1.8994    1.9012    1.8987    1.9038    1.9038    1.8981
    1.9000    1.8981    1.9006    1.8994    1.9012    1.8987    1.9038
    1.8987    1.8969    1.9000    1.8981    1.9006    1.8994    1.9012
    1.9012    1.8994    1.8987    1.8969    1.9000    1.8981    1.9006
    1.9031    1.9038    1.9012    1.8994    1.8987    1.8969    1.9000
    1.9044    1.8987    1.9031    1.9038    1.9012    1.8994    1.8987
    1.8987    1.9006    1.9044    1.8987    1.9031    1.9038    1.9012
    1.9025    1.8975    1.8987    1.9006    1.9044    1.8987    1.9031
    1.8900         0        1.9025    1.8975    1.8987    1.9006    1.9044
    1.9038         0        1.9100         0        1.9025    1.8975    1.8987
    1.8994    1.8987    1.9038         0        1.9200         0        1.9025
    1.9000    1.8981    1.8994    1.8987    1.9038         0        1.8900
    1.9019    1.8981    1.9000    1.8981    1.8994    1.8987    1.9038
    1.8981    1.8963    1.9019    1.8981    1.9000    1.8981    1.8994
         0             0             0             0             0             0             0
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Columns 29 through 33
    1.8981    1.8994    1.8987    1.9038         0
    1.8981    1.9000    1.8981    1.8994         0
    1.8963    1.9019    1.8981    1.9000         0
    1.9019    1.8981    1.8963    1.9019         0
    1.9038    1.8981    1.9019    1.8981         0
    1.8987    1.9038    1.9038    1.8981         0
    1.8994    1.9012    1.8987    1.9038         0
    1.8981    1.9006    1.8994    1.9012         0
    1.8969    1.9000    1.8981    1.9006         0
    1.8994    1.8987    1.8969    1.9000         0
    1.9038    1.9012    1.8994    1.8987         0
    1.8987    1.9031    1.9038    1.9012         0
    1.9006    1.9044    1.8987    1.9031         0
    1.8975    1.8987    1.9006    1.9044         0
         0        1.9025    1.8975    1.8987         0
         0        1.9000         0        1.9025         0
    1.8987    1.9038         0             0             0




AVERAGE MILIVOLTAGE OUTPUT DATA
FOR




  Columns 1 through 7
         0        1.8983    1.8966    1.8970    1.8977    1.8985    1.8970
         0        1.9075         0        1.8983    1.8966    1.8970    1.8977
    1.8954    1.8974         0        1.8997         0        1.8983    1.8966
    1.8965    1.8970    1.8954    1.8974         0        1.8967         0
    1.8963    1.8977    1.8965    1.8970    1.8954    1.8974         0
    1.8979    1.8981    1.8963    1.8977    1.8965    1.8970    1.8954
    1.8969    1.8979    1.8979    1.8981    1.8963    1.8977    1.8965
    1.8974    1.8982    1.8969    1.8979    1.8979    1.8981    1.8963
    1.8980    1.8986    1.8974    1.8982    1.8969    1.8979    1.8979
    1.8987    1.8980    1.8980    1.8986    1.8974    1.8982    1.8969
    1.8965    1.8988    1.8987    1.8980    1.8980    1.8986    1.8974
    1.8975    1.8990    1.8965    1.8988    1.8987    1.8980    1.8980
    1.8968    1.8976    1.8975    1.8990    1.8965    1.8988    1.8987
    1.8981    1.8989    1.8968    1.8976    1.8975    1.8990    1.8965
    1.8970    1.8987    1.8981    1.8989    1.8968    1.8976    1.8975
    1.8977    1.8985    1.8970    1.8987    1.8981    1.8989    1.8968
    1.8966    1.8970    1.8977    1.8985    1.8970    1.8987    1.8981
         0             0             0             0             0             0             0
  Columns 8 through 14
    1.8987    1.8981    1.8989    1.8968    1.8976    1.8975    1.8990
    1.8985    1.8970    1.8987    1.8981    1.8989    1.8968    1.8976
    1.8970    1.8977    1.8985    1.8970    1.8987    1.8981    1.8989
    1.8983    1.8966    1.8970    1.8977    1.8985    1.8970    1.8987
    1.9006         0        1.8983    1.8966    1.8970    1.8977    1.8985
    1.8974         0        1.8931         0        1.8983    1.8966    1.8970
    1.8970    1.8954    1.8974         0        1.8956         0        1.8983
    1.8977    1.8965    1.8970    1.8954    1.8974         0        1.8883
    1.8981    1.8963    1.8977    1.8965    1.8970    1.8954    1.8974
    1.8979    1.8979    1.8981    1.8963    1.8977    1.8965    1.8970
    1.8982    1.8969    1.8979    1.8979    1.8981    1.8963    1.8977
    1.8986    1.8974    1.8982    1.8969    1.8979    1.8979    1.8981
    1.8980    1.8980    1.8986    1.8974    1.8982    1.8969    1.8979
    1.8988    1.8987    1.8980    1.8980    1.8986    1.8974    1.8982
    1.8990    1.8965    1.8988    1.8987    1.8980    1.8980    1.8986
    1.8976    1.8975    1.8990    1.8965    1.8988    1.8987    1.8980
    1.8989    1.8968    1.8976    1.8975    1.8990    1.8965    1.8988
         0             0             0             0             0             0             0
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  Columns 15 through 21
    1.8965    1.8988    1.8987    1.8980    1.8980    1.8986    1.8974
    1.8975    1.8990    1.8965    1.8988    1.8987    1.8980    1.8980
    1.8968    1.8976    1.8975    1.8990    1.8965    1.8988    1.8987
    1.8981    1.8989    1.8968    1.8976    1.8975    1.8990    1.8965
    1.8970    1.8987    1.8981    1.8989    1.8968    1.8976    1.8975
    1.8977    1.8985    1.8970    1.8987    1.8981    1.8989    1.8968
    1.8966    1.8970    1.8977    1.8985    1.8970    1.8987    1.8981
         0        1.8983    1.8966    1.8970    1.8977    1.8985    1.8970
         0        1.9117         0        1.8983    1.8966    1.8970    1.8977
    1.8954    1.8974         0        1.8878         0        1.8983    1.8966
    1.8965    1.8970    1.8954    1.8974         0        1.8953         0
    1.8963    1.8977    1.8965    1.8970    1.8954    1.8974         0
    1.8979    1.8981    1.8963    1.8977    1.8965    1.8970    1.8954
    1.8969    1.8979    1.8979    1.8981    1.8963    1.8977    1.8965
    1.8974    1.8982    1.8969    1.8979    1.8979    1.8981    1.8963
    1.8980    1.8986    1.8974    1.8982    1.8969    1.8979    1.8979
    1.8987    1.8980    1.8980    1.8986    1.8974    1.8982    1.8969
         0             0             0             0             0             0             0
  Columns 22 through 28
    1.8982    1.8969    1.8979    1.8979    1.8981    1.8963    1.8977
    1.8986    1.8974    1.8982    1.8969    1.8979    1.8979    1.8981
    1.8980    1.8980    1.8986    1.8974    1.8982    1.8969    1.8979
    1.8988    1.8987    1.8980    1.8980    1.8986    1.8974    1.8982
    1.8990    1.8965    1.8988    1.8987    1.8980    1.8980    1.8986
    1.8976    1.8975    1.8990    1.8965    1.8988    1.8987    1.8980
    1.8989    1.8968    1.8976    1.8975    1.8990    1.8965    1.8988
    1.8987    1.8981    1.8989    1.8968    1.8976    1.8975    1.8990
    1.8985    1.8970    1.8987    1.8981    1.8989    1.8968    1.8976
    1.8970    1.8977    1.8985    1.8970    1.8987    1.8981    1.8989
    1.8983    1.8966    1.8970    1.8977    1.8985    1.8970    1.8987
    1.9014         0        1.8983    1.8966    1.8970    1.8977    1.8985
    1.8974         0        1.8967         0        1.8983    1.8966    1.8970
    1.8970    1.8954    1.8974         0        1.8950         0        1.8983
    1.8977    1.8965    1.8970    1.8954    1.8974         0    1.8964
    1.8981    1.8963    1.8977    1.8965    1.8970    1.8954    1.8974
    1.8979    1.8979    1.8981    1.8963    1.8977    1.8965    1.8970
         0             0             0             0             0             0             0
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Columns 29 through 33
    1.8965    1.8970    1.8954    1.8974         0
    1.8963    1.8977    1.8965    1.8970         0
    1.8979    1.8981    1.8963    1.8977         0
    1.8969    1.8979    1.8979    1.8981         0
    1.8974    1.8982    1.8969    1.8979         0
    1.8980    1.8986    1.8974    1.8982         0
    1.8987    1.8980    1.8980    1.8986         0
    1.8965    1.8988    1.8987    1.8980         0
    1.8975    1.8990    1.8965    1.8988         0
    1.8968    1.8976    1.8975    1.8990         0
    1.8981    1.8989    1.8968    1.8976         0
    1.8970    1.8987    1.8981    1.8989         0
    1.8977    1.8985    1.8970    1.8987         0
    1.8966    1.8970    1.8977    1.8985         0
         0        1.8983    1.8966    1.8970         0
         0        1.9017         0        1.8983         0
    1.8954    1.8974         0             0             0
         0             0             0             0             0
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